日韩欧美自拍在线观看-欧美精品在线看片一区二区-高清性视频一区二区播放-欧美日韩女优制服另类-国产精品久久久久久av蜜臀-成人在线黄色av网站-肥臀熟妇一区二区三区-亚洲视频在线播放老色-在线成人激情自拍视频

AD9861-50EB Datasheet

  • AD9861-50EB

  • Mixed-Signal Front-End (MxFE⑩) Baseband Transceiver for Bro...

  • AD

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Mixed-Signal Front-End (MxFE
鈩?/div>
) Baseband
Transceiver for Broadband Applications
AD9861
FEATURES
Receive path includes dual 10-bit analog-to-digital
converters with internal or external reference, 50 MSPS
and 80 MSPS versions
Transmit path includes dual 10-bit, 200 MSPS digital-to-
analog converters with 1脳, 2脳, or 4脳 interpolation and
programmable gain control
Internal clock distribution block includes a programmable
phase-locked loop and timing generation circuitry,
allowing single-reference clock operation
20-pin flexible I/O data interface allows various interleaved
or noninterleaved data transfers in half-duplex mode and
interleaved data transfers in full-duplex mode
Configurable through register programmability or
optionally limited programmability through mode pins
Independent Rx and Tx power-down control pins
64-lead LFCSP package (9 mm 脳 9 mm footprint)
3 configurable auxiliary converter pins
VIN+A
ADC
VIN鈥揂
VIN+B
ADC
VIN鈥揃
I/O
INTERFACE
CONFIGURATION
BLOCK
DATA
MUX
AND
LATCH
Rx DATA
FUNCTIONAL BLOCK DIAGRAM
I/O
INTERFACE
CONTROL
FLEXIBLE
I/O BUS
[0:19]
LOW-PASS
INTERPOLATION
FILTER
IOUT+A
DAC
IOUT鈥揂
IOUT+B
DAC
IOUT鈥揃
DATA
LATCH
AND
DEMUX
Tx DATA
AUX
ADC
AUX
DAC
ADC CLOCK
AUX
DAC
DAC CLOCK
AUX
ADC
PLL
CLKIN
APPLICATIONS
Broadband access
Broadband LAN
Communications (modems)
AD9861
AUX
DAC
03606-0-001
Figure 1.
GENERAL DESCRIPTION
The AD9861 is a member of the MxFE family鈥攁 group of
integrated converters for the communications market. The
AD9861 integrates dual 10-bit analog-to-digital converters
(ADC) and dual 10-bit digital-to-analog converters (TxDAC廬).
Two speed grades are available, -50 and -80. The -50 is opti-
mized for ADC sampling of 50 MSPS and less, while the -80 is
optimized for ADC sample rates between 50 MSPS and 80 MSPS.
The dual TxDACs operate at speeds up to 200 MHz and
include a bypassable 2脳 or 4脳 interpolation filter. Three
auxiliary converters are also available to provide required
system level control voltages or to monitor system signals. The
AD9861 is optimized for high performance, low power, small
form factor, and to provide a cost-effective solution for the
broadband communication market.
The AD9861 uses a single input clock pin (CLKIN) to generate
all system clocks. The ADC and TxDAC clocks are generated
within a timing generation block that provides user programma-
ble options such as divide circuits, PLL multipliers, and switches.
A flexible, bidirectional 20-bit I/O bus accommodates a variety
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
of custom digital back ends or open market DSPs.
In half-duplex systems, the interface supports 20-bit parallel
transfers or 10-bit interleaved transfers. In full-duplex systems,
the interface supports an interleaved 10-bit ADC bus and an
interleaved 10-bit TxDAC bus. The flexible I/O bus reduces pin
count and, therefore, reduces the required package size on the
AD9861 and the device to which it connects.
The AD9861 can use either mode pins or a serial program-
mable interface (SPI) to configure the interface bus, operate the
ADC in a low power mode, configure the TxDAC interpolation
rate, and control ADC and TxDAC power-down. The SPI
provides more programmable options for both the TxDAC path
(for example, coarse and fine gain control and offset control for
channel matching) and the ADC path (for example, the internal
duty cycle stabilizer, and twos complement data format).
The AD9861 is packaged in a 64-lead LFCSP (low profile, fine
pitched, chip scale package). The 64-lead LFCSP footprint is
only 9 mm 脳 9 mm, and is less than 0.9 mm high, fitting into
tightly spaced applications such as PCMCIA cards
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703
漏 2003 Analog Devices, Inc. All rights reserved.

AD9861-50EB PDF文件相關(guān)型號(hào)

AD9861-80EB,AD9861BCP-50,AD9861BCP-80,AD9861BCPRL-50,AD9861BCPRL-80

AD9861-50EB相關(guān)型號(hào)PDF文件下載

  • 型號(hào)
    版本
    描述
    廠商
    下載
  • 英文版
    CCD Signal Processor For Electronic Cameras
    AD
  • 英文版
    CCD Signal Processor For Electronic Cameras
    AD [Analog...
  • 英文版
    CCD Signal Processor For Electronic Cameras
    AD
  • 英文版
    CCD Signal Processor For Electronic Cameras
    AD [Analog...
  • 英文版
    CCD Signal Processor For Electronic Cameras
    AD
  • 英文版
    CCD Signal Processor For Electronic Cameras
    AD [Analog...
  • 英文版
    Complete 10-Bit 18 MSPS CCD Signal Processor
    AD
  • 英文版
    Complete 10-Bit 18 MSPS CCD Signal Processor
    AD [Analog...
  • 英文版
    Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
    AD
  • 英文版
    Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
    AD [Analog...
  • 英文版
    Complete 10-Bit 18 MSPS CCD Signal Processor
    AD
  • 英文版
    Complete 10-Bit 18 MSPS CCD Signal Processor
    AD [Analog...
  • 英文版
    Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
    AD
  • 英文版
    Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
    AD [Analog...
  • 英文版
    Complete 14-Bit CCD/CIS Signal Processor
    AD
  • 英文版
    Complete 14-Bit CCD/CIS Signal Processor
    AD [Analog...
  • 英文版
    Complete 12-Bit 6 MSPS CCD/CIS Signal Processor
    AD
  • 英文版
    Complete 12-Bit 6 MSPS CCD/CIS Signal Processor
    AD [Analog...
  • 英文版
    Complete 12-Bit 40 MSPS Imaging Signal Processor
    AD
  • 英文版
    Complete 12-Bit 40 MSPS Imaging Signal Processor
    AD [Analog...

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！